Abstract: This study proposes a new iterative algorithm to improve the performance of multiphase distribution networks by proper placement and sizing of distributed generation (DG) units and single-phase capacitors. The approach consists of utilising the positive-sequence voltage ratio V collapse /V no-load to identify the weakest three-phase and single-phase buses for the installation of DG units and shunt capacitors, respectively. DG penetration levels are increased by evaluating their impacts on voltage profile, grid losses and voltage stability margin while considering the voltage limits at all buses. Detailed simulations are performed for the placement and sizing of a doubly fed induction generator (DFIG) and single-phase capacitors in the IEEE multiphase 34 node test feeder using the DIgSILENT PowerFactory software. The impacts of DFIG on voltage profile, active power loss, maximum loading factor and voltage unbalance factor are highlighted.
Introduction
The present integration of distributed generation (DG) units in power systems not only has many advantages, but also challenges the performance of the old networks. Integration of DGs at low penetration levels can have a variety of benefits such as loss reduction, voltage regulation improvement and voltage stability enhancement [1 -4] . The main challenges are determination of optimal locations and penetration levels of DG units that can easily be absorbed in the system without major structural changes while keeping all bus voltage levels within permissible limits. Even though DGs offer a variety of benefits, they may also impose some problems and limitations at high penetration levels such as overvoltage conditions and increased grid losses [2, 5] . Most studies confirm that about 10-50% penetration of DG can be safely absorbed in the electricity network [6 -8] . Therefore it seems reasonable to expect that adequate integration of DG to the utility grid at appropriate locations improves the voltage profile and enhances the voltage stability while reducing active and reactive losses [9] .
As the penetration level of DG increases, the abovementioned problems become highly significant. This will eventually require voltage stability analysis to ensure a proper and reliable operation of the power system with large amounts of DG [5, 10] . When the power system becomes stressed (e.g. as a result of load increasing), voltage instability can easily occur. This type of voltage instability mostly occurs at the weakest bus [11] . Therefore both the location and the penetration level of DG become a challenging task for system planning and operation. Several methods for DG placement in balanced three-phase networks have been proposed including voltage sensitivity analysis [5] , continuation power flow for determination of the most sensitive bus to voltage collapse [12] , voltage stability index [3] and artificial intelligence-based optimisation approaches [3, 13] . There are only two approaches for DG placement in multiphase networks based on the voltage profile and grid loss calculations [14] and the unbalanced voltage variance index is utilised in [15] . However, these references do not consider the maximum loading factor (MLF) and bus voltage limits in their approaches. The authors of [5, 13, 16] show that the sizes and locations of DG units can significantly influence the voltage profile and should be well planned to maintain the node voltages within permissible limits.
Detailed analyses of unbalanced/multiphase networks based on continuation three-phase power flow show that the three PV curves on each phase for the unbalanced networks are different [17 -19] . Therefore to determine the voltage stability margins, the method of symmetrical components has been applied to merge the three PV curves to one PV curve based on the positive-sequence voltage. In addition, to extend and generalise the conventional definition of bus voltage ranking index (VRI) for multiphase networks, symmetrical components are also applied to the three-phase voltages resulting from three-phase power flow [20] .
Furthermore, the degree of unbalance is influenced primarily by loads. As the variation in loads and DG (wind) are non-deterministic in nature, optimisation approaches for DG placement and sizing should also focus on the stochastic aspect of the nature of the problem. There have been interesting research work on modelling the stochastic nature of wind generators in optimal power flow setting and statistically characterising the demand for network state estimation computation through Gaussian expectation measurement [21 -23] .
This paper expands the well-known voltage index V/V 0 for balanced three-phase systems [24, 25] and defines an improved positive-sequence voltage index of V collapse /V no-load to identify the weakest buses in multiphase distribution networks. For the first time an iterative algorithm is proposed to accurately increase the DG penetration in unbalanced multiphase networks in order to improve grid losses while considering MLF and bus voltage limits. The proposed iterative algorithm for the placement and sizing of DG units and single-phase capacitors in multiphase networks will reduce grid losses, increase MLF and decrease the voltage unbalance factor (VUF) [26] while keeping all bus voltage within acceptable limits. Simulation results including locations and the maximum penetration levels of DG units as well as the locations and sizes of single-phase capacitors are presented for the IEEE multiphase 34 node test feeder [27] using the DIgSILENT PowerFactory software [28] .
Bus ranking of multiphase distribution networks
The approach taken in this study is utilising the bus VRI to identify the weakest buses in multiphase distribution networks. This section starts with the definition and derivation of the conventional VRI V/V 0 using the two bus balanced network of Fig. 1 and continues to extend its application to multiphase networks using symmetrical components [20] .
The conventional VRI is defined for balanced three-phase networks [24, 25] 
where j is the bus number, V j,based-load and V j,no-load are the bus voltages for the base-load and no-load operating conditions, respectively. Balanced three-phase load flow can be used to compute V j,based-load . From Fig. 1 , the complex power at bus j can be computed as
where V i /d i and V j /d j are the voltages at buses i and j, respectively; R ij and X ij are the resistance and reactance between buses i and j, respectively; whereas P j and Q j are the active and reactive flowing at bus j. Separating real and imaginary parts of (2) results in
The voltage V j is computed by squaring and adding the real and imaginary parts of (3)
There are four solutions to (4)
where
However, 2b is always positive because the term (22P j R ij 2 2Q j X ij ) is small as compared with (V 2 i ) and also 4c is small as compared with b 2 ; therefore the unique positive and stable solution of (5) is
Substituting (6) into (1) results in
The propose index in balanced network is defined as
To compute the proposed VRI for balanced three-phase networks, V j,collapse is computed based on the NewtonRaphson load flow by forcing (3) to zero. The Jacobian corresponding to (3) is defined as follows
At the collapse point, the Jacobian matrix is singular, therefore
Substituting (6) and (10) into (8) where the angle is computed from (12)
To extend and generalise the conventional definition of VRI for multiphase networks, symmetrical components are applied to the three-phase voltages resulting from threephase power flow. The new index for multiphase applications is defined as the ratio of the positive-sequence voltage at the collapse point to the positive-sequence voltage at the no-load
Equation (13) can be used to identify the weakest buses of both balanced and unbalanced multiphase networks. The node with the lowest bus VRI value is classified as the weakest bus.
3 Impacts of DG placement on voltage profile, grid loss and MLF
Impact of DG on voltage profiles
In balanced three-phase networks, voltage profiles are usually plotted using the average bus voltage values. For unbalanced networks, system unbalanced voltage variance index [14] has been proposed for considering voltage profiles instead of using the system average voltage [12, 15] . However, for multiphase networks, voltage magnitudes in some phases are missing. Therefore in this paper, the voltage profiles of all phases will be plotted in the range of 0.95 -1.05 p.u. (see Figs. 4c, 5c and 7b).
Impact of DG on grid losses
Grid losses associated with the placement and the penetration level of a DG unit (e.g. at the weakest bus) are computed and compared with the losses without any compensation device. The active power loss reduction (ALR) (e.g. because of the installation of DG units or compensation devices) is defined as
where P DG loss and P loss are the total active power loss with and without DG units, respectively.
The DG penetration level is defined as
where P DG and P load are the total active power of the DG units and system loads, respectively.
Impact of DG on MLF
Using a continuation three-phase power flow, PV curves for multiphase distribution networks will be plotted. The method of symmetrical components will then be applied to merge the three individual PV curves into a single PV curve based on the positive-sequence voltage. Finally, MLF will be determined using the single PV curve based on the positive-sequence voltage [20] . MLF is defined as the ratio of the maximum system load (at the voltage collapse point) to the base load.
Impact of DG on VUF
The VUF is defined as the ratio of the negative-sequence voltage component to the positive-sequence voltage component [26] % VUF = Negative-sequence voltage component Positive-sequence voltage component × 100% (17) 4 Proposed iterative algorithm for DG placement in unbalanced multiphase networks
The proposed iterative algorithm of Fig. 2 is designed to increase the penetration level of DG units in multiphase networks in order to reduce total active power loss and enhance voltage stability margins considering voltage limits at all buses. In addition, single-phase shunt capacitors are also utilised to further improve the performance of the systems. Stage 1 of the algorithm consists of an iterative procedure to properly place and increase the penetration of DG units in multiphase system. DG units are located one at a time and their corresponding sizes are increased until a voltage violation is detected in the system. To find the best location and rate of the first DG, a small DFIG is temporary placed at the weakest three-phase bus as identified by the calculated VRI (13) . The size of DFIG is then increased (to reduce total system loss and increase MLF) until one of the bus voltages is increased above the permissible level. The first iteration terminates by permanently connecting the first DG at Bus DG with PL DG . This procedure is repeated to place more DG units as long as no voltage violations are 
Stage 2 of the proposed algorithm is similar to stage 1 with the exception of selecting the weakest single-phase buses (identified by VRI) and connecting single-phase capacitor banks to the single-phase sections of the multiphase network.
Simulation results
For the analysis of this paper, the IEEE multiphase 34 node test feeder of Fig. 3 [27] is considered. The network has been simulated using the DIgSILENT PowerFactory software [28] . The system data and parameters are available in Bus 800 is treated as a slack bus with a voltage set point of 1.05 p.u. At a base-case load condition, the voltage at bus 890 is lower than the permissible voltage limit because the line between buses 888 and 890 is relatively long. However, other bus voltages are in the acceptable range of 0.95-1.05 p.u. (Fig. 2) consists of the installation of DFIG wind turbines. † Iteration 1: A DFIG wind turbine with power factor control is installed at the weakest three-phase bus (bus 890) through a 4.16 kV/0.69 kV transformer. The size of DFIG is gradually increased to determine its impacts on loading factor, ALR and voltage profile. Simulation results are presented in Fig. 4b indicating that active power loss is lowest (ALR ¼ 62.31%) at a DG penetration level of 40%, whereas the loading factor escalates as the DG penetration increases. However, there will be a voltage violation (at bus 890, all phases) for a DG penetration of 40%. According to the algorithm of Fig. 2 , with 30% DG penetration at bus 890, all the bus voltage profiles are in the permissible range of 0.95 -1.05 p.u. (Fig. 4c) . Note that the voltage profile of phase c at bus 890 is 1.0499 p.u., which is very close to the upper voltage limit of 1.05 p.u. Any further increase in the DG penetration level at this bus beyond 30% will cause an overvoltage condition at bus 890. Therefore the maximum penetration of the first DFIG that can be safely installed at bus 890 is 30% (600 and 666.66 kVA). Furthermore, the total active power loss is reduced from 0.2641 to 0.1053 MW and MLF is increased from 2.518 to 3.150. These results indicate that voltage limits should be considered as a constraint in the DG placement problem. † Iteration 2: With 30% DFIG connected at bus 890, a similar procedure is implemented in the second iteration to properly locate and size the second DFIG and increase the penetration of DG units. According to Fig. 5a , the four weakest buses are now 890, 852, 888 and 814. That is, the weakest threephase bus is still bus 890. However, according to the results of the first iteration, the DG penetration level is restricted at this bus because of a voltage violation at bus 890. As a result, the most appropriate position for the second DFIG is bus 852. The algorithm continues by increasing the size of DG while considering MLF, active power loss (Fig. 5b) and voltage profiles (Fig. 5c) . Iteration 2 is terminated at a maximum DG penetration of 30% at bus 852. This will result in a further ALR of 76.92% and MLF will be increased to 3.519. † Iteration 3: With the two DFIGs in service at buses 890 and 852, the four weakest three-phase buses are buses 890, 814, 888 and 848 (Fig. 6) . As there is already a DG unit in service at bus 890, the best location for the third DFIG connection is bus 814. However, with only 1% penetration of DG at bus 814, there will be a voltage violation at bus 808 (e.g. phase c voltage is increased to 1.050142 p.u.). The first stage of the algorithm (Fig. 2) will be terminated as any further DFIG connection will result in a voltage violation. Therefore according to the results of iterations 1-3, the maximum DG penetration can be safely increased to 60% without any voltage violations.
Bus voltage ranking based on proposed VRI index

Placement and sizing of single-phase capacitor banks to further improve voltage profile, grid loss and MLF
Stage 2 of the proposed algorithm (Fig. 2) aims at further improvements in VUF, total power loss, MLF and voltage profiles through the installation of capacitor banks in the single-phase sections of the multiphase network. † Iteration 1: The first capacitor bank is connected at the weakest single-phase bus and its size is increased until a voltage violation is spotted. According to Fig. 6 , the weakest single-phase location is bus 822 and the capacitor size can be safely increased to 273 kVar, while all bus voltage profiles are kept in the range of 0.95 -1.05 p.u. (Fig. 7a) . Note that any further increase of this capacitor size beyond 273 kVar will cause an overvoltage condition at bus 802 (phase c). The inclusion of the two DFIGs (at busses 890 and 852) and a single-phase capacitor (at bus 822) has increased the total active power loss from 0.0610 to 0.0778 MW, whereas MLF is further increased to 3.575. † Iteration 2: The iterative procedure is repeated to install more single-phase shunt capacitors. According to Fig. 7a , the four weakest single-phase locations are buses 822, 820, 864 and 818. The next location for capacitor placement is bus 820. However, installation of a 3 kVar (1% of Q load ) single-phase shunt capacitor at this bus 820 will cause an overvoltage condition at bus 802 (phase a). Therefore the second stage of the algorithm terminates with only one capacitor bank connected to bus 822.
Summary and analysis of simulation results
Simulation results for increasing the penetration of DFIG and single-phase capacitors in the IEEE multiphase 34 node test feeder of Fig. 2 based on the proposed algorithm (Fig. 3 ) are summarised and compared in Table 1 . The impacts of DG and capacitor installations on the performance (total active power loss, MLF and VUF) of the multiphase network are highlighted in rows 3 -6 and 9 -11 of Table 1 , respectively. With the proposed algorithm, a total DG penetration level of 60% (30% at bus 890 and 30% at bus 852) is achieved and a 0.273 MVar shunt capacitor is placed at bus 822 without any voltage violations which reduced the total active power loss to 0.0778 MW and increased MLF to 3.575. In addition, the percentage of VUF at the weakest three-phase bus has been considerably improved from 2.99 to 0.36 as shown in Fig. 8 . Simulations have also been performed without the two voltage regulators and summarised in Table 2 . Without the voltage regulators, the algorithm will only locate 36% DG at bus 890; however, the overall system performance is considerably deteriorated as the losses and VUF have increased, whereas the MLF is decreased from 3.575 to 3.014. Table 1 Detailed solution for DFIG and capacitor placement and sizing in the IEEE multiphase 34 node test feeder (Fig. 3) with voltage regulators using the proposed algorithm of Fig. 2 Multiphase network (Fig. 3) Hedayati et al. [12] have presented a method for DG placement in balanced three-phase distribution networks based on voltage sensitivity analysis without voltage regulators. In order to check the validity and accuracy of the proposed algorithm of Fig. 2 for balanced three-phase networks, we have simplified Fig. 3 by removing the single-phase buses and the voltage regulators. Simulation results based on the voltage sensitivity approach of [12] and the proposed iterative algorithm of this paper are presented and compared in Table 3 . As expected, the two approaches arrive at an identical solution (Table 3 ; rows 4 and 9) with the same DG location, DG penetration, losses and MLF. These results demonstrate the legitimacy and accuracy of the proposed solution for balanced three-phase operation. It should be emphasised that the voltage-sensitive approach of Hedayati et al. [12] can only be applied to balanced threephase networks, whereas the proposed algorithm of this paper can also be used in unbalanced three-phase and unbalanced multiphase systems.
5.6
Comparison of simulation results with DG placement approaches of [14] and [15] for unbalanced multiphase networks
To demonstrate the performance and accuracy of the proposed algorithm ( Fig. 2) under multiphase operating conditions, simulation results are also compared with those generated based on the approaches of Jones and Chowdhury [14] and Baohua et al. [15] . The DG placement approach of Jones and Chowdhury [14] is based on the voltage profile and grid loss calculations, whereas the system unbalanced voltage variance index is utilised in [15] . According to 
Conclusion
This paper has extended the definition of the conventional bus VRI of V/V 0 defined for balanced three-phase systems to identify the weakest buses of the multiphase networks. The new VRI is utilised through a proposed iterative algorithm to properly increase the penetration levels of DG and single-phase capacitors in order to improve the performance of the multiphase networks. The proposed algorithm is relatively simple and can effectively reduce total active power loss, increase MLF and decrease VUF while keeping all bus voltages within the designated lower and higher limits. Main conclusions are: † The proposed bus ranking approach based on the positivesequence voltage ratio V collapse /V no-load can effectively identify the weakest three-phase and single-phase buses for DG and shunt capacitors placements, respectively. † Compared with the previously proposed DG placement approaches of Hedayati et al. [12] , Jones and Chowdhury [14] and Baohua et al. [15] , the proposed algorithm provides better solutions with lower grid losses, larger MLF and smaller VUF values. † Analysis of simulation results indicates that the penetration level of DG is limited by considering not only the line losses and/or MLF as conventionally practiced in the literature, but also the bus voltage limits. Therefore at high penetration levels of DG, it is necessary to also take voltage limits into consideration. † Placements of shunt capacitors at the weakest single-phase buses will not only increase MLF, but also further improve VUF. † The future scope of the work could include application of artificial intelligence optimisation in the DG placement and sizing problem to arrive at near-global solutions and the inclusion of DG (wind) non-deterministic nature.
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